WHAT IS CLAIMED IS:

- 1 1. An integrated circuit comparator comprising:
- an input receiving an input signal representative
- 3 of a difference between quantities to be compared; and
- 4 an input gain stage receiving the input signal
- 5 and biased with a pulsed bias current, the input gain stage
- 6 producing a gain based upon the input signal.
- 1 2. The integrated circuit comparator according to
- 2 claim 1, wherein the input signal is a current
- 3 representative of transconductance of a differential pair
- 4 of input transistors.
- 1 3. The integrated circuit comparator according to
- claim 1, wherein the input gain stage further comprises a
- 3 current source biased by the pulsed bias current and
- 4 controlled by the input signal.

4

5

6

1

2

3

- 1 4. The integrated circuit comparator according to claim 1, further comprising:
- a voltage limiter and a hysteresis circuit

 coupled to an output of the input gain stage to reduce

 spurious output currents when the pulsed bias current is

 not asserted.
- 1 5. The integrated circuit comparator according to claim 4, further comprising:
- an output gain stage coupled to the hysteresis

 circuit and having a gain varying with the gain of the

 input gain stage.
- 1 6. The integrated circuit comparator according to claim 4, further comprising:
 - an output gain stage coupled to the hysteresis circuit and having a fixed gain and a propagation delay negligible with respect to a propagation delay of the input gain stage.
 - 7. The integrated circuit comparator according to claim 1, wherein the pulsed bias current comprises a pulse at one edge of a system clock and an output of the comparator is sampled at another edge of the system clock.

1 8. The integrated circuit comparator according to 2 claim 1, wherein the comparator selectively operates in a 3 first mode in which the input gain stage is biased by a 4 continuous bias current or in a second mode in which the 5 input gain stage is biased by the pulsed bias current.

7

8

- 9. A method of operating an integrated circuit comparator comprising:
- receiving an input signal representative of a difference between quantities to be compared at an input for the comparator; and
 - transmitting the input signal from the input to an input gain stage biased with a pulsed bias current, the input gain stage producing a gain based upon the input signal.
- 1 10. The method according to claim 9, wherein the 2 input signal is a current representative of trans-3 conductance of a differential pair of input transistors.
- 1 11. The method according to claim 9, wherein the 2 input gain stage further comprises a current source biased 3 by the pulsed bias current and controlled by the input 4 signal.

- 1 12. The method according to claim 9, further 2 comprising:
- with an output signal from the input gain stage,

 driving a voltage limiter and a hysteresis circuit coupled

 to the output of the input gain stage to reduce spurious

 output currents when the pulsed bias current is not

 asserted.
- 1 13. The method according to claim 12, further 2 comprising:
- varying a gain of an output gain stage coupled to
 the hysteresis circuit with the gain of the input gain
 stage.
- 1 14. The method according to claim 12, further 2 comprising:
- fixing a gain of an output gain stage coupled to
 the hysteresis circuit and having a propagation delay
 negligible with respect to a propagation delay of the input
 gain stage.

2

3

4

- 1 15. The method according to claim 9, wherein the 2 pulsed bias current comprises a pulse at one edge of a 3 system clock and an output of the comparator is sampled at 4 another edge of the system clock.
 - 16. The method according to claim 9, wherein the comparator selectively operates in a first mode in which the input gain stage is biased by a continuous bias current or in a second mode in which the input gain stage is biased by the pulsed bias current.

- 17. An integrated circuit comprising:
- a comparator selectively operating in a first
 mode in which an input gain stage of the comparator is
 biased with a pulsed bias current and a second mode in
 which the input gain stage is biased with a continuous bias
 current.
 - 18. The integrated circuit according to claim 17, wherein the input gain stage receives an input signal representative of a difference between quantities to be compared and produces a gain based upon a current for the input signal representative of transconductance of a differential pair of input transistors.
 - 19. The integrated circuit according to claim 18, wherein the input gain stage further comprises a current source biased by the pulsed or continuous bias current and controlled by the input signal.

DOCKET NO. P05514 (NATI15-05514)

PATENT

- 1 20. The integrated circuit according to claim 19,
 2 further comprising:
- a voltage limiter and a hysteresis circuit

 coupled to an output of the input gain stage to reduce

 spurious output currents when the pulsed bias current is

 not asserted.